This paper will discuss about the proposed hardware logic type digital controller for on-board SMPS which has a very small time-delay in control loop. Experimental results of the load current change experiment and the frequency characteristic of open loop transfer function has been described respectively. These results reveal the validity of the proposed technique.
Introduction
Digital electronic products have been spreading quickly by the advancement of the integrations technologies. ICs, DSPs and FPGAs require a high performance and a high speed due to the trend. Along with the situations, the power consumption is increasing. To suppress the power consumption, the power supply voltage is getting lower toward to sub 1V. Because of the severe voltage margin by the lower power supply voltages, special SMPS, point of load (POL) is disposed very near to the load. The requirements of POL are relative low output voltage with large output current, high load change response, high-efficiency, low cost and etc. Also, the control circuit of POL is required to be high accurate, high speed, adaptive and low cost.
In these days, robustness or flexible controls for versatile conditions are demanded which cannot accomplished with analog control circuit. For the control purpose, pulse width modulation (PWM) control is a one of appropriate technique. Digital control or DPWM can accomplish robust and flexible power control with soft-tuned parameters and will become popular control technique [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] . Although, there are some disadvantages in cost and speed, against analog control circuit. We had proposed hardware-logic based digital PWM control circuit is effective to such requirements [13, 14] . In this paper, the proposed DPWM control method's principles of operation and circuit configurations are described firstly. At the next, the proposed technique is confirmed with some experiments.
DPWM control method The circuit configuration of
The circuit configuration of gen two major time-delay problems. And, the calculation time of dig fects on the response speed of the And, the cost and speed are alwa DC converter which is required t trol response. Moreover, general grades the response speed. Total of the delay time will be de Fig. 1(b) where Vq is a coefficien
The circuit configuration of Figure 2 shows the main and t research. Main POL circuit is a q posed with D/A converter, analo converter (ATC) block shown in In Fig. 2(b) , the control block control calculation block at looksynchronized with the system clo The control circuit configura Figure 3 shows the precise con proposed DPWM-POL. Let's tak As mentioned above, all blocks look-up table method, and can s forms. In this paper, the step-dow able y 2 is pre-calculated by general PID digital contro
is an digitalized error value between r is output data of up-counter in switching term k, al gain, an integral gain and an derivative gain, nfiguration of At the timing of the latch signal is becoming high, y 1 (k-1) is latched to y 2 (k-1) as
From above equations, Eq.(1) can be transformed to (5) where Fig. 3, ( )
Memory 3 and memory 4 store a and b, respectively. In (5), -a b in the term k is pre-calculated in the term k-1 and the obtained value becomes the initial value of programmable counter of the term k. And, address' which indicates address of memory 2 is incremented with system clock and u(k) is called from memory 2, simultaneously.
From (5) and (8),
Therefore, u(k) is determined as soon as E O is sensed.
DPWM resolution
DPWM resolution is decided by value of the bit of memory 2. Therefore, it can be changed DPWM resolution easily by changing value of the bit of memory 2. In this paper, 9bit is used.
Experimental results

Experimental conditions
Some experiments are performed to verify the scheme. The proposed control system with prototype circuit is shown in Fig. 5 . The digital controller part is designed with FPGA Altera Cyclone IV. The total number of logic elements is 163 including all of the memory sections. Figure 6 shows experimental waveforms. All memory blocks, memory 1, memory 2, memory 3 and memory 4, are including in the logic elements. Texas Instruments DAC900 is used as DAC. Liner Technology LT1719 is used as analog comparator. Microchip MCP14628 is used as driver. The DC-DC converter topology is basically same as buck converter in Fig.2 Figure 7 shows input-output ch of proportional control condition nonlinear control.
Input-output characteristics
Load current change dynam
The experimental results for dy with 50A/μs slew rate condition used to measure output voltage a Figure 8 shows experimental w shows a light -to-heavy load trans is 56.3mV, under shoot is 87.5m tage change is settled in 1.44μsec Figure 9 shows an enlargement type proposed control circuit res -to-light load transient. ynamic response against load current change bet n are described in this section. Agilent Techno and DPWM signal, simultaneously. waveforms of load current change when K P =5, sient. It shows output voltage change is settled in mV. Fig. 8(b) shows a heavy-to-light load transient c. Over shoot is 112.5mV, under shoot is 81.5mV t of Fig.8 . Figure 9 shows response time from th sponses in 3μsec in a light -to-heavy load transien
Experimental waveforms(H:500nsec./div.) Figure 10 is measurement syste Fig. 11 to Fig. 13 are the result when I o =0.01, 0.5 and 1A, respe about 88 degree and gain margin Figure 14 shows the result wit about 109 degree and gain margi of K I =0. From these results, this contro small effects to the control loop.
A. Frequency characteristic
Conclusion
In this paper, the hardware logi time-delay in control loop, is con The experimental results are con results, the phase margin was 109 From Fig.11 to Fig. 13 , it can be seen n is about 17 dB in worst case. th the condition of K P =5 and K I =0.08. From Fig  in is 
